Howdy, Stranger!

It looks like you're new here. If you want to get involved, click one of these buttons!

Sign In with Facebook Sign In with Google Sign In with OpenID

Categories

We have migrated to a new platform! Please note that you will need to reset your password to log in (your credentials are still in-tact though). Please contact lee@programmersheaven.com if you have questions.
Welcome to the new platform of Programmer's Heaven! We apologize for the inconvenience caused, if you visited us from a broken link of the previous version. The main reason to move to a new platform is to provide more effective and collaborative experience to you all. Please feel free to experience the new platform and use its exciting features. Contact us for any issue that you need to get clarified. We are more than happy to help you.

Need help with VHDL code for metal detector

I am working on a metal detector at the moment but cant figure out how to implement it my VHDL code.

ENTITY sensor IS
port ( metaldetector : in std_logic;
metal : out std_logic;
);
END ENTITY sensor;

As long as there isnt any metal close to the sensor 'metaldetector' gets pulses on a 6.1kHz frequency. So as long as the 'metaldetector' keeps getting pulses the out port 'metal' should be '0'.

When there is a pulse missing (or multiple pulses) 'metal' should become '1' until the next pulse.

It shouldnt be that hard to make a code that can do that, but i just cant figure it out. Any help would realy be great!

Comments

Sign In or Register to comment.