Howdy, Stranger!

It looks like you're new here. If you want to get involved, click one of these buttons!

Sign In with Facebook Sign In with Google Sign In with OpenID


We have migrated to a new platform! Please note that you will need to reset your password to log in (your credentials are still in-tact though). Please contact if you have questions.
Welcome to the new platform of Programmer's Heaven! We apologize for the inconvenience caused, if you visited us from a broken link of the previous version. The main reason to move to a new platform is to provide more effective and collaborative experience to you all. Please feel free to experience the new platform and use its exciting features. Contact us for any issue that you need to get clarified. We are more than happy to help you.

[VHDL PROBLEM] Won't concatenate

Hello guy's, I have a small problem with a concatenation in vhdl.
I will post the code :
[code]Router_Nr_West <= DATA_TO_BE_ROUTE_WEST_IN(15 downto 8) + X"01";
i_data_vest <= DATA_TO_BE_ROUTE_WEST_IN(31 downto 16) & Router_Nr_West & DATA_TO_BE_ROUTE_WEST_IN(7 downto 0);[/code]

where DATA_TO_BE_ROUTE_NORTH_IN : in std_logic_vector(31 downto 0);
signal Router_Nr_West : std_logic_vector(7 downto 0);

I worck with a NanoBoard NB2 and Altium Designer Winter 09 and I am stuck at the simulation because the i_data_vest will have a value without the
Router_Nr_West. I attached a photo to ilustrate.

Thank's in advance.
Sign In or Register to comment.