VHDL Port map issue - Programmers Heaven

Howdy, Stranger!

It looks like you're new here. If you want to get involved, click one of these buttons!


Welcome to the new platform of Programmer's Heaven! We apologize for the inconvenience caused, if you visited us from a broken link of the previous version. The main reason to move to a new platform is to provide more effective and collaborative experience to you all. Please feel free to experience the new platform and use its exciting features. Contact us for any issue that you need to get clarified. We are more than happy to help you.

VHDL Port map issue


I'm having an issue regarding portmapping.

I have:
Topcomponent(T) with [b]output[/b] F.

two subcomponents:
S1 with [b]output[/b] Y
S2 with [b]input[/b] G

What i want to do is port map the output Y to the output F and the input G.

Is that doable without making a copy of the output Y withing the component?

Regards Aimo
Sign In or Register to comment.