VHDL Problem! (sequential transaction) - Programmers Heaven

Howdy, Stranger!

It looks like you're new here. If you want to get involved, click one of these buttons!

Categories

Welcome to the new platform of Programmer's Heaven! We apologize for the inconvenience caused, if you visited us from a broken link of the previous version. The main reason to move to a new platform is to provide more effective and collaborative experience to you all. Please feel free to experience the new platform and use its exciting features. Contact us for any issue that you need to get clarified. We are more than happy to help you.

VHDL Problem! (sequential transaction)

Please list all the transaction in the following description!

ARCHITECTURE sequential OF timing_demp IS
BEGIN
PROCESS
BEGIN
a <= '1';
b <= NOT a;
c <= NOT b;
END PROCESS
END sequential;

this is my email: alimahdavi110@gmail.com
Sign In or Register to comment.