VHDL Problem! (sequential transaction) - Programmers Heaven

Howdy, Stranger!

It looks like you're new here. If you want to get involved, click one of these buttons!

Categories

VHDL Problem! (sequential transaction)

Please list all the transaction in the following description!

ARCHITECTURE sequential OF timing_demp IS
BEGIN
PROCESS
BEGIN
a <= '1';
b <= NOT a;
c <= NOT b;
END PROCESS
END sequential;

this is my email: [email protected]
Sign In or Register to comment.